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Abstract The demand for low-power embedded systems requires designers
to tune processor parameters to avoid excessive energy wastage. Tuning on a
per-application or per-application-phase basis allows a greater saving in en-
ergy consumption without a noticeable degradation in performance. On-chip
caches often consume a significant fraction of the total energy budget and are
therefore prime candidates for adaptation.
Fixed-configuration caches must be designed to deliver low average mem-
ory access times across a wide range of potential applications. However, this
can lead to excessive energy consumption for applications that do not require
the full capacity or associativity of the cache at all times. Furthermore, in
systems where the clock period is constrained by the access times of level-1
caches, the clock frequency for all applications is effectively limited by the
cache requirements of the most demanding phase within the most demand-
ing application. This results in both performance and energy efficiency that
represents the lowest common denominator across the applications.
In this work we present a Set and way Management cache Architecture for
Run-Time reconfiguration (SMART cache), a cache architecture that allows
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reconfiguration in both its size and associativity. Results show the energy-
delay of the Smart cache is on average 70% and 12% better than the baseline
configuration for a two-core and four-core system respectively, with just 2%
away from oracle result and also with an overall performance degradation of
less than 2% compared with a baseline statically-configured cache.
Keywords Configurable cache · Cache tuning · Smart cache · Reconfigurable
cache for energy efficiency · Machine learning on Caches
1 Introduction
The power dissipation of modern microprocessors is a primary design con-
straint across all processing domains, from embedded devices to high perfor-
mance chips. Shrinking feature sizes and increasing numbers of transistors
packed into a single die only exacerbates this issue. Schemes are urgently re-
quired to tackle power dissipation, yet still deliver high performance from the
system.
Cache memories contain a large number of transistors and consume a large
amount of energy. For instance, 60% of the StrongARM’s area is devoted to
caches [20]. For this reason many processors, particularly intellectual property
cores, allow the configuration of the caches to be determined at design time,
according to the requirements of the target applications. Customization of
cache parameters may be static or dynamic; in a static approach the designer
sets the cache parameters before synthesis, whereas in a dynamic scheme the
cache parameters can be modified within a certain range at run-time.
When cache parameters are determined statically, a single configuration is
chosen by the designer to trade-off performance against energy consumption.
Static configurations require less on-chip logic, validation and testing than
performing dynamic reconfiguration. However, they do not have the ability
to react to changes in cache requirements both across programs and within
the same application. In order to achieve optimum energy efficiency, cache
parameters should be reconfigured at run-time in response to the changing
requirements of the running application.
Dynamic cache reconfiguration is not a new topic, having been previously
studied by a variety of researchers [1–3,7–9,24,31,32]. These schemes moni-
tor the miss ratio at run-time, reconfiguring the cache whenever it reaches a
certain threshold value. However, they are limited in the amount of flexibil-
ity they provide — either performing set-only or way-only reconfiguration —
or they consult larger sub-banks on each access than are actually required.
Furthermore, relying solely on the miss ratio to determine the correct time
to reconfigure does not always give a good indication of the changing require-
ments of the application.
We have proposed a configurable cache architecture that allows reconfig-
uration of both the size and associativity of each cache, providing maximum
flexibility to the application [28]. We have compared our approach, called
the Smart cache, against state-of-the-art cache reconfiguration techniques and
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showed that our scheme’s energy-delay product is on average 14% better than
these prior works.
To demonstrate the performance of the proposed scheme we have devel-
oped a decision tree model that monitors the behavior of each cache and dy-
namically reconfigures in response to changing application requirements. We
have demonstrated that our approach causes negligible performance loss, yet
achieves an energy-delay product of 0.83 and 0.66 in the data cache and level-2
cache respectively.
The following are the additional contributions of this article compared to
[28]:
– We have extended the previous work [28] to multicore systems and evalu-
ated both two-core and four-core systems. This is an important extension,
as the cores compete for the Last Level Cache (LLC), their memory access
pattern changes, making it difficult to predict the right cache size and as-
sociativity for the LLC. On average, our Smart cache offers 45% and 12%
reduction in energy-delay of two-core and four-core system respectively.
– We compared both prediction models based on decision trees and linear
regression. In [28], a decision tree based prediction model is used. However
comparing it with a well known other prediction model gives the merit and
hardware feasibility of decision trees.
– We have evaluated our decision tree model on a new benchmark suite
(namely SPEC CPU 2006), after having been trained on our original work-
loads. This is an important analysis, as this will project the effectiveness
of the decision model used in this article. By training the model using the
SPEC CPU 2000 suite and making it to predict the cache size and asso-
ciativity of SPEC CPU 2006 suite potraits the effectiveness of the decision
tree model. On average, this cross trained model offers 49% reduction in
energy delay compared to the fixed baseline configurations.
The rest of this paper is structured as follows. Section 2 describes related
work and the importance of our cache architecture. Section 3 describes our
Smart cache and Section 4 presents our decision tree model with the features
of cache behavior that it monitors. It also discusses the power and performance
overheads of our approach. Section 5 describes our experimental set-up and
Section 6 presents our results. Finally, Section 9 concludes.
2 Relation to Prior Work
This section describes the existing state-of-the-art reconfigurable cache archi-
tectures and explains the need for and importance of our work.
Reconfigurable caches are not new. Several researchers have investigated
configurable cache designs that vary parameters such as the size, line size and
associativity. The state-of-the-art reconfigurable cache architectures can be
grouped into the following categories.
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2.1 Set-Only Reconfiguration
In a set-only cache, the cache size is increased and decreased by enabling or
disabling one or more sets respectively [30]. At smaller cache sizes, unused
sets can be turned off to reduce the static energy consumption [24]. The miss
ratio was used by Yang et al. [30] to guide cache reconfiguration, varying the
size by masking index bits through a shifting operation. This allowed them to
alter the cache size one step at a time. Our approach, in contrast, allows us to
alter both size and associativity and reconfigure to any configuration in just
one step.
2.2 Way-Only Reconfiguration
Albonesi [2] proposed a cache design that can vary size and associativity by
enabling or disabling cache ways, saving dynamic power when using less re-
sources. This is a coarse-grained reconfiguration approach that may increase
capacity and conflict misses [30].
Zhang et al. [34] proposed way-concatenation to reduce dynamic power by
accessing fewer ways, depending on the associativity. This was performed once,
before an application started execution. They also used way-shutdown to de-
crease cache size by turning-off unused ways using the Gated-Vdd method [24].
However, they did not address the changes required to the control signals when
adding in way-shutdown.
Later, Ross et al. [7] described an extension to enable dynamic cache
reconfiguration. However, they do not describe the control signals required
to combine way-concatenation with way-shutdown. Furthermore, this requires
flushing of dirty data to the next level cache when increasing associativity for
a fixed cache size, something that our Smart cache avoids.
Orthogonal to this, way-prediction schemes can be used to reduce cache
power by only accessing the ways that contain the required data [11,25].
2.3 Set-and-Way Reconfiguration
Yang et al. [31] combined configurable set [24] and way [2] architectures
to offer a hybrid cache that gives flexibility in terms of size and associativity.
Increasing associativity by adding ways but keeping the cache size fixed results
in a copying back of previously stored data. This shows the need for our cache
architecture that supports dynamic reconfiguration without incurring extra
cycles for copying back information, while increasing the associativity.
In our approach the associativity and size are varied in parallel by using the
way control signals and the size control registers. The Smart cache organizes
ways at set boundaries, which avoids flushing data back to memory when
increasing the associativity but keeping the cache size fixed. This addresses
the shortcomings from previous techniques [34], allowing dynamic reconfigu-
ration of the cache. In addition to this, the Smart cache offers 3x more cache
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configurations than the set-only [30] and hybrid [34] schemes, which combine
way-concatenation with way-shutdown.
Furthermore, our Smart cache is complementary to heterogeneous way-
sizes [1], concatenating lines [33] and wide-tag partitioning [3].
2.4 Other Approaches
Focusing on leakage energy saving, Flautner et al. [6] proposed drowsy caching
that preserves state when in a low-power mode. Kaxiras et al. [16] developed
cache decay which is a state-destroying low power scheme. However, neither
of these techniques reconfigures the cache — they simply place lines in a low
power mode. Their ability to save energy relies on the correct selection of the
interval that lines are placed in a low power mode. Moreover, they reduce only
static and not dynamic power, whereas our scheme reduces both static and
dynamic energy significantly.
Powell et al. [24] proposed a gated-Vdd (non-state preserving) technique to
reconfigure the cache and turn off unused cache lines. Meng et al. [22] explored
the upper limits of reducing leakage power by combining both drowsy and
gated-Vdd techniques. However, this work is only a theoretical upper bound
since it assumes the existence of an ideal pre-fetcher which is impossible to
provide in practice.
Micro-architecture design space exploration (including for caches) has been
studied by several researchers using linear regression models [14], artificial neu-
ral networks [4,5,12,13], radial basis functions [15], and spline functions [17–
19]. However, these papers assume indefinite hardware resource availability
and also none of these papers addresses the question of how to achieve these
benefits. Our paper presents a flexible cache architecture that can be recon-
figured on-line to enable power savings.
3 The Smart Cache Architecture
This section describes the Smart architecture that we use for each cache within
the system. Fig. 1 shows how each address is mapped into our cache for a 2
MB level-2 cache. There are two complementary circuits used in parallel that
perform the mapping, allowing the address to be routed to the correct set and
way.
As the cache size and associativity varies, so does the number of bits needed
for the tags. In our architecture, we store the maximum sized tag for each line
(i.e., for the smallest cache and largest associativity). We now describe how
the address is routed to the sets and ways, then discuss the overheads of our
architecture.
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(a) Set Selection
(b) Way Selection
Fig. 1 Organization of the Smart cache architecture. Varying the cache size (through the
set selection circuits) is performed in parallel with altering the associativity (through the
way selection logic).
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3.1 Set Selection
We group the sets in each bank by augmenting the cache with size selection
bits that determine the sets that are enabled. These are then ANDed with bits
from the index to determine the sets to access. In the 2 MB level-2 cache shown
in Fig. 1 we have size selection bits S128, S256, S512, S1, and S2 representing
cache sizes of 128 KB (sets 0-511), 256 KB (sets 0-1023), 512 KB (sets 0-
2047), 1 MB (sets 0-4095) and 2 MB (sets 0-8191) respectively. A 64 KB cache
(sets 0-255) is always enabled even when all size selection bits are 0. The size
selection bits could be set via a hardware scheme, or exposed to the software.
3.2 Way Selection
In order to control the associativity of the cache, we augment the cache with
a way selection circuit. This uses the last two tag bits and the size selection
bits to route accesses to the ways that are enabled. Since the cache size can
vary, the size selection bits are required to correctly identify the last two tag
bits. In Fig. 1, for a small cache they will be bits [15:14] and for a large cache
bits [20:19]. Two control bits (C0 and C1) determine the ways that will be
eventually accessed. For one-way associativity, any one of the way selection
control signals W0, W1, W2 or W3 will be active. For two-way associativity,
any two of the way selection control signals will be active. Finally, for four-way
associativity, all way selection control signals are active. Table 1 shows how
the control and tag bits map to the ways that are enabled.
3.3 Example Cache Access
Fig. 2 shows how the control and tag bits map to the ways that are enabled in
our Smart cache. As an example of how the set and way selection circuits work
in tandem, consider a 512 KB, two-way associative cache. In this scenario, size
selection bits S128, S256 and S512 are set to 1, all others are set to 0. For the
control bits, C0 is set to 0 and C1 is set to 1.
The address is routed to cache banks after passing through the selection
circuits. For all the cache configurations, the tag bits [31:14] are used. De-
pending on the cache size, the way selection circuit selects two tag bits, in
this example it uses bits [18:17] which corresponds to a cache size of 512 KB.
Assuming that they are both 1, then ways W2 and W3 are accessed. In the set
selection circuit, bits [16:6] are also passed through with the index to select
the correct lines from sets 0-2047. All other sets are turned off for static power
saving.
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Fig. 2 Working of the Smart cache. Brown, yellow and white regions show accessed, unac-
cessed and disabled sets respectively. Control bits determine the associativity and the last
two tag bits determine the ways.
3.4 Overheads
The way selection circuit does not appear in the cache’s critical path because
it can operate in parallel with the tag and data array address decoders [34].
The set selection circuit can be folded into the decoders to avoid any delay
in calculating the index bits [24]. Therefore there is no increase in the cycle
time for accessing the cache using our approach. However, after reconfiguring
the cache to a smaller size, we turn off unused sets and ways, destroying their
contents. Therefore we must flush any dirty lines back to the next level in
the memory hierarchy. In all our simulations we add the flushing cost that
includes both power and performance costs for copying back the dirty lines.
Power and performance overheads of reconfiguration are discussed in detail in
Section 4.3.
We have calculated the area overheads of the cache as 0.5% over the base-
line. This is due to the extra control circuitry required to perform set selection,
way selection and reconfiguration. This value has been obtained from a version
of Cacti-5.3 [29] that has been modified to support our new circuitry.
4 Controlling Reconfiguration
Having developed our cache architecture, this section now describes our method
for dynamic reconfiguration. We monitor the cache behavior by collecting
statistics about the cache usage over a fixed interval size. These are then fed
into a decision tree that computes the required cache size and associativity
for the next interval. We first present the statistics used to characterize cache
behavior, then describe the decision tree itself.
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Table 1 Mapping of tag and control bits to the active ways.
Associativity Control Bits Last Two Active Way
C0 C1 Tag Bits Signals
One Way 0 0 00 W0
01 W1
10 W2
11 W3
Two Way 0 1 0X W0, W1
1X W2, W3
Four Way 1 1 XX W0, W1, W2, W3
4.1 Cache Behavior Characterization
In order to determine the best cache configuration to use for each program
interval, we monitor the cache behavior by gathering statistics about cache
usage. These allow us to accurately determine when the cache size or associa-
tivity needs to be altered. We gather two types of statistic: stack distance and
dead set count.
4.1.1 Stack Distance
The stack distance [21] shows the position in a set’s LRU chain that each
access occurs in. This gives an approximation of the required associativity of
the cache: if all accesses are in the MRU position, then the associativity can be
reduced; if many accesses are in the LRU position or miss then the cache could
benefit from higher associativity. We maintain a counter for each position in
the LRU chain for the whole cache to enable us to gather this information.
4.1.2 Dead Set Counts
We define a dead set as one that is not accessed during a clearing interval (10K
committed instructions). A large number of dead sets indicates that the cache
could function adequately with a smaller number of sets (i.e., a smaller size).
To monitor this we add a 2-bit saturating counter to each set, clear them at
the start of each clearing interval and increment on each access. At the end
of each clearing interval these counters are used to compute the total number
of sets that have been accessed less than three times, and are averaged over
phase interval (10M committed instructions). This is a simple statistic, but it
accurately identifies dead sets.
4.2 Decision Tree Model
Any form of dynamic hardware reconfiguration requires a decision-making
process, driven by run-time measurements. This could be derived intuitively,
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Fig. 3 Example decision tree structure.
but would then be open to the criticism that the model is trained specifically
for the selected benchmarks. We take a different approach, choosing machine
learning to train a decision tree model, which clearly separates training and
experimental data. An example is shown in Fig. 3. At each node in the tree, any
one of the collected statistics is compared to a threshold value and, depending
on the outcome control passes either left or right to the corresponding child
node. We used decision trees to control reconfiguration because they can be
easily implemented in hardware using a look-up table.
Assuming a dead set count (DS) of 0.6 and stack distance (SD) of 0.3, we
can follow the example tree in Fig. 3 to find the required configuration. The
first comparison is performed in the root node where DS is compared to the
threshold value of 0.3. We therefore take the edge labeled True and proceed
down the left to the next node. This compares SD with 0.5, so we take the
edge labeled False. The final comparison considers whether DS is greater than
0.7, which is also False. We therefore arrive at the node containing the desired
configuration, which is a 128 KB cache with 2-way associativity.
In order to determine the thresholds at each node, the decision tree needs
to be trained using examples of good configurations from different programs.
Training consists of finding thresholds that minimize the partition variance at
each node. To do this we ran each training program on all cache configurations
and gathered the characterization statistics every interval. We defined good
configurations as those that have an energy-delay lower than the baseline, with
a maximum slowdown of 2% from the baseline across each interval. We then
used leave-one-out cross-validation to train our decision tree using this data.
This is a standard machine learning methodology and ensures the model is
never trained on the benchmark it is tested on.
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4.3 Overheads of Reconfiguration
There are two types of overhead that our dynamic reconfiguration scheme
incurs. The first is power consumption and the second is performance.
Power Consumption We have calculated the power consumption of our statis-
tics gathering logic for each cache in the processor and the models used to drive
reconfiguration. These have been incorporated into our simulator and the over-
heads included in all results. The energy overheads of the statistics gathering
logic are 0.01% of the baseline cache energy. The overhead of the decision tree
model is 1% of the baseline cache energy consumption.
Performance Traversing the decision tree to find the best cache configuration
for the next interval takes several cycles. However, this is small in comparison
to the time taken to run each interval. By halting our characterization shortly
before the end of the interval, we can overlap the decision tree traversal with
the execution of the end of the interval, hiding its latency. The performance
overheads in actually performing reconfiguration of each cache are described
in Section 3 and are included in all of our results.
Altering the cache size or associativity may require dirty data to be written
back to lower-level memory. When cache size is reduced by turning-off sets or
ways, requires dirty lines present in the future turned-off region to be written
back to next lower level. When cache size is increased, blocks may map to
different sets. This incurs extra misses for the first accesses to the new loca-
tion and also requires dirty lines to be flushed back to the next level before
increasing the size.
These reconfigurations incur extra cycles to copy back dirty lines to lower
levels of memory, which incurs extra performance and energy costs. However
our experimental results show that on average reconfiguration is required once
in every 10 intervals, or once every 100 million instructions. Thus, costs asso-
ciated with this can be quantified by not varying cache size and associativity
very often. The performance and energy costs of flushing these cache lines
are included in all our results and, since reconfiguration is performed so infre-
quently, the overheads are small.
5 Experimental Setup
This section describes the simulator and benchmarks used to evaluate our
cache reconfiguration approach.
We implemented cache reconfiguration in the HotLeakage simulator [35].
We updated the underlying power models to use a more recent version of
Cacti-5.3 [29] that has been modified to support our new circuitry for 70nm
process technology. We also altered the simulator to include the power and
performance overheads of reconfiguring each cache, as previously described
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Table 2 Processor configuration.
Parameter Configurations
Decode,Issue,Commit Width 4 ,4, 4
Register Update Unit Size 80
Load Store Queue Size 40
Instruction Cache Size 1 → 32 KB
Instruction Cache Associativity 1 → 4
Instruction Cache Line size 32 Bytes
Data Cache Size 1 → 32 KBytes
Data Cache Associativity 1 → 4
Data Cache Line size 32 Bytes
Level-2 Cache Size 64 → 2048 KB
Level-2 Cache Associativity 1 → 8
Level-2 Cache Line size 64 Bytes
Level-2 Cache Latency 6 Cycles
Memory access bus width 8 Bytes
Main-Memory Latency 97 Cycles
Technology 70nm
in Sections 3 and 4. Table 2 shows the configuration of our Alpha out-of-
order superscalar, whose cache configurations are similar to an Intel Core 2
processor.
To evaluate our technique we used the SPECCPU 2000 benchmark suites [27]
as workloads, compiled with the highest optimization level. We used the refer-
ence inputs for running each application. Due to simulation time constraints
and to maintain the continuity of cache behavior, we ran each workload from
its start to 60 billion instructions. This ensures that we cover the majority of
each benchmark’s behavior.
In our simulations we assumed a phase interval of 10 million instructions.
We chose this after a characterization of the benchmarks using sampling in-
tervals of 100K, 1M, 10M and 100M instructions, as shown in Fig. 4. As the
sampling interval increases, phase information is lost. Therefore, 10M interval
is assumed and also this is a value commonly used by other researchers [26].
To gather data to train our decision tree model we ran each CPU 2000 bench-
mark on each cache configuration, gathering cache characterization statistics
every interval. With 23 applications, 3 caches and 18 configurations for each,
this totals 1,242 simulations. We then used leave-one-out cross-validation, a
standard machine learning evaluation methodology to evaluate our scheme, as
described in Section 4.
We have used WEKA to analyze our training data-sets using data-mining
algorithms [10]. WEKA comprises data classification, regression, clustering,
association rules and visualization. It analyzes, pre-processes and selects the
key features from the training data-set and applies classification algorithms
on the selected features.
Title Suppressed Due to Excessive Length 13
 0
 20
 40
 60
 80
 100
 0  1e+09  2e+09  3e+09N
u
m
b
er
 o
f 
B
lo
ck
 A
d
d
re
ss
es
Instructions Executed in Billions
10M Instruction Interval
 0
 20
 40
 60
 80
 100
 0  1e+09  2e+09  3e+09
100M Instruction Interval
 0
 20
 40
 60
 80
 100
 0  1e+09  2e+09  3e+09
1M Instruction Interval
 0
 20
 40
 60
 80
 100
 0  1e+09  2e+09  3e+09
100K Instruction Interval
Fig. 4 Varying number of block addresses in a bzip2 application, for different phase intervals
are shown.
6 Results
This section evaluates our Smart cache approach to dynamic cache reconfigu-
ration. We show the effects of dynamic reconfiguration using our architecture
and decision tree model on each cache individually and a combined scheme for
all caches at once. Subsequent sections analyze the Smart cache by perform-
ing a comparison with prior cache architectures, examining different predictors
and benchmarks and considering multicore workloads.
In our graphs we show the performance of our approach and the energy-
delay product achieved for the whole cache hierarchy, taking into account re-
configuration and flushing costs. In addition to this, we show two comparison
techniques. The first is the best static configuration of the cache, which corre-
sponds to the configuration that has the lowest energy-delay and a maximum
2% performance loss across all benchmarks, with no dynamic reconfiguration.
These are the same criteria used to select good configurations to train our de-
cision tree. The second approach is an ideal oracle which knows in advance the
best configuration for each interval and incurs no overheads in dynamic recon-
figuration. Although unrealistic in practice, this represents the lower bound
on achievable energy-delay for any technique.
All energy-delay results are normalized to the baseline architecture which
has an energy-delay value of 1.0. This is a processor where each cache is con-
figured to its largest size and highest level of associativity.
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Fig. 5 Performance and energy-delay characteristics of the instruction cache, while main-
taining the data and level-2 caches at the baseline configuration. This chart shows the
percentage reduction in total energy-delay achieved by reconfiguring only the instruction
cache.
6.1 Dynamic Cache Reconfiguration
This section evaluates our Smart cache architecture along with our decision
tree model for dynamic reconfiguration of each cache in the hierarchy individ-
ually. In the following subsections, when reconfiguring the instruction cache,
the energy spent in the baseline data and level-2 caches are added to the en-
ergy of the instruction cache. This is done to ease the comparison between the
cache hierarchies. The same has also been employed for reconfiguring data and
level-2 caches.
6.1.1 Instruction Cache
Fig. 5 shows the performance and energy-delay of three different schemes when
reconfiguring the instruction cache alone. As previously described, the first rep-
resents the best static configuration of the instruction cache across all bench-
marks and the second is the oracle. The bars labeled Smart cache show the
results from using our decision tree model along with our Smart architecture.
The black circles show the performance achieved by Smart scheme, normal-
ized to the baseline performance. The oracle and best static approaches never
incur more than 2% performance loss, so their performance results have been
excluded. For the instruction cache, the best static configuration is actually
the 32 KB cache with 4-way associativity (i.e., the baseline).
On average the energy-delay of our scheme is close to the theoretical max-
imum limit achieved by the oracle, with the difference being 2.2%. However,
we lose 6% and 5% performance on mgrid and parser respectively, due to our
decision tree model predicting too small a cache configuration at the phase
transitions. This is because the transition phase cache statistics for mgrid are
similar to those from applu and apsi which need caches that are 2 KB large,
whereas mgrid requires a cache of 8 KB. For the other applications, our deci-
sion tree model is effective at determining the correct cache configuration to
use. Therefore, on average we incur a performance loss of just 1.5% compared
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Fig. 6 Performance and energy-delay characteristics of the data cache, while maintain-
ing the instruction and level-2 caches at the baseline configuration. This chart shows the
percentage reduction in total energy-delay achieved by reconfiguring only the data cache.
to the baseline, but achieve an energy-delay value of 0.95. A small performance
loss such as this is expected since we chose to bound performance losses to
2% of the baseline when identifying good configurations, as described in Sec-
tion 4.2.
6.1.2 Data Cache
Turning our attention to the data cache, shown in Fig. 6, we see that there is
greater improvement to be gained than can be achieved from the instruction
cache. Here we incur a similar performance loss of 1.6% on average, rising to
6.3% for apsi. This is again due to inaccuracies in our decision tree model that
infers a smaller cache configuration during phase transitions for this applica-
tion than is actually required.
Considering the energy-delay, Fig. 6 shows that we again achieve results
close to the oracle. The difference here is 1.1%. On average we achieve an
energy-delay value of 0.83. This is consistent across applications with art,
lucas, swim and wupwise achieving values less than 0.8.
6.1.3 Level-2 Cache
We now consider the final cache in the hierarchy, which is the unified level-2
cache. Fig. 7 shows the results of dynamically reconfiguring the level-2 cache.
The best static cache configuration, across all benchmarks, is actually the
baseline 2 MB 8-way cache, so without dynamic reconfiguration, no energy
savings are possible. Fig. 8 and Fig. 9 shows how the cache configurations
selected by the Smart cache compare over time with the oracle’s selection.
Performance And ED These results show that our Smart cache is able to
obtain significant energy-delay improvements with only minimal performance
overheads. The average performance loss for our approach is 1.8%, which is
within our target value that was used to determine good cache configura-
tions. Applications like equake and galgel incur 6.4% and 5.2% performance
16 Karthik T. Sundararajan et al.
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Fig. 7 Performance and energy-delay characteristics of the level-2 cache, while maintain-
ing the instruction and data caches at the baseline configuration. This chart shows the
percentage reduction in total energy-delay achieved by reconfiguring only the level-2 cache.
losses respectively which is primarily due to choosing smaller caches during
the transition phase. In crafty, facerec, mgrid, vortex and vpr, our Smart cache
performance is slightly over the actual limit of 2%, whereas the oracle and
best-static schemes are within the performance limit. The reason being that
for a few small phases in the application, our model predicts a smaller cache
size than required and hence it incurs extra performance losses, whilst also
reducing energy-delay.
In terms of the energy-delay product, eon achieves 0.49 with no perfor-
mance loss. This is due to eon mainly requiring a cache of 128 KB. For lucas,
our approach achieves a value of 0.83, whereas the oracle scheme is at 0.38.
The cache statistics for lucas are similar to parser and vpr, when it is actually
more similar to applu, eon, gap and swim in terms of cache size requirements.
In terms of the average energy-delay product, we achieve a value of 0.66 —
a significant reduction compared to the best static approach. This shows the
benefits of dynamic reconfiguration of the level-2 cache using our approach.
Configurations Selected To consider how these savings are achieved, Fig. 8
and Fig. 9 shows how the predictions made by our Smart cache vary as an
application runs. Also shown for comparison is the oracle approach. Due to
space limitations we have only shown the results from four representative
benchmarks.
In bzip2, there is a regular pattern of configurations required, alternating
between a 64 KB, 2-way cache and a 2 MB configuration. It is clear from
the diagram that our approach accurately tracks the oracle and leads to the
savings shown in Fig. 7.
The next two benchmarks (equake and gcc) have irregular patterns. For
the majority of the time, the Smart cache can accurately determine the correct
configuration to use. However, sometimes it predicts too small a cache size (in
equake), leading to performance losses or too large a configuration (in gcc),
leading to higher ED values than are optimal.
The final benchmark is mgrid which is interesting because we obtain a
lower ED value than the oracle. As can be seen in Fig. 8 and Fig. 9, this
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Fig. 8 Dynamic cache configuration traces, illustrating the correspondence between the
Oracle and the Smart cache reconfiguration behavior of equake and bzip2 applications.
The y-axis shows different cache configurations and the x-axis shows the time interval of
instructions executed.
is due to the Smart cache accurately reconfiguring the cache as the oracle
scheme does, but occasionally using a smaller size which leads to negligible
performance losses but increased energy savings. Overall, Fig. 8 and Fig. 9
shows that the Smart cache is able to track the configurations chosen by the
unrealistic oracle scheme.
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Fig. 9 Dynamic cache configuration traces, illustrating the correspondence between the Or-
acle and the Smart cache reconfiguration behavior of gcc and mgrid applications. The y-axis
shows different cache configurations and the x-axis shows the time interval of instructions
executed.
A summary of the configurations required by both the oracle and our Smart
cache can be seen in Fig. 10. We present the results as a heat map, where darker
blocks correspond to more frequently chosen configurations. These figures are
averaged across all SPEC CPU 2000 applications.
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Fig. 10 Heatmaps showing the distribution of level-2 configurations required by the oracle
and Smart cache across all SPEC CPU 2000 applications.
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Fig. 11 Combined performance and energy-delay characteristic of all three caches within
the cache hierarchy, showing an overall reduction in energy-delay of 50%
The most frequently-used configuration is the 2 MB, 4-way cache. In con-
trast, a direct-mapped cache is rarely chosen by either scheme, and nor is the
smallest cache size of 64 KB, apart from the 2-way configuration that is useful
for certain benchmarks, as seen in Fig. 8 and Fig. 9. From these heat maps it
is clear that the Smart cache’s predictions are closely correlated to the con-
figurations chosen by the oracle, providing further evidence of the accuracy of
our approach.
6.2 Cache Hierarchy Reconfiguration
Having shown the benefits of reconfiguring each cache individually, this section
evaluates the effects of reconfiguring each cache in the hierarchy at the same
time. Fig. 11 shows the results. We show the best static configuration and our
approach only. We do not have results for the oracle scheme because this would
require a complete evaluation of the design space (i.e., 128,304 simulations)
which is impractical within our current setup.
As Fig. 11 shows, applications such as applu, art, eon, gap, gzip, lucas,mesa,
twolf and wupwise incur small performance losses of under 4%. However, other
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benchmarks experience larger losses, leading to an average performance loss
of 5.3%.
On the other hand, there are significant improvements in the energy-delay
values achieved. Our approach is always better than the best static config-
uration with swim achieving a value of 0.27 and applu achieving 0.29. The
reason behind the decrease in performance when all caches change simulta-
neously is due to the selection of inappropriate cache configurations during
transition phases. This can be observed by comparing Fig. 11 against other
three individual cache changing schemes shown in Fig. 5 to 7.
For example, in apsi, individually changing instruction and level-2 caches
incurs less than 2% performance loss. However, when changing all caches at
once, our model mistakenly selects too small a size for the data cache and
this influences predictions made by for level-2 cache, increasing overall per-
formance losses. A similar effect can be seen in bzip2, equake, facerec, mgrid
and parser. Since we start our experiments from the beginning of each ap-
plication and execute 60 billion instructions without using any profiled phase
information, many small transition phases are encountered in our experiments.
These transition phase boundaries could be easily identified by a phase detec-
tor [26,23], which would allow us to vary the interval length and reconfigure
more accurately. However, on average, our Smart cache approach achieves an
energy-delay of 0.50, almost half that of the best static scheme.
6.3 Summary
This section has presented the results from our Smart cache approach. It is
clear from Fig. 5 and 6 that reconfiguring the instruction and data caches
does not bring many benefits. This is because of their small sizes in compar-
ison to the level-2 cache, meaning that, relatively, they do not contribute as
much energy to the total processor budget. However, as seen in Fig. 7 and 11,
reconfiguring the level-2 cache can bring significant improvements in energy-
delay. Therefore, dynamically reconfiguring the level-2 cache alone results in an
overall cache hierarchy energy-delay reduction of 34% compared to a statically
configured baseline cache.
7 Analysis of Smart Cache
Having shown the benefits of the Smart cache, we now consider the design
space around it. Specifically, we perform a comparison against existing state-of-
the-art cache reconfiguration designs, then evaluate a linear regression model
instead of a decision tree. Finally, we show that our approach is robust across
benchmark suites by training on SPEC CPU 2000 and running on SPEC CPU
2006.
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Fig. 12 Energy-delay values for different cache architectures running on the baseline level-2
cache configuration.
7.1 Comparison With Prior Work
Our first evaluation compares our cache architecture with prior state-of-the-art
designs. Fig. 12 shows set-only cache [24], which can increase/decrease cache
size; Way Concatenation cache [34], which concatenates one or more ways to
get the desired associativity and also uses way-shutdown to turns-off the un-
used ways to reduce leakage power. Set and Way cache [31], which incorporates
both [2,24] schemes; and our Smart Cache. We show the energy-delay prod-
uct achieved when running each benchmark on the best static configurations
for that application for each cache architecture. The best static configuration
is the one that has the lowest energy-delay and a maximum 2% performance
loss, from all the possible configurations.
For benchmarks such as art, bzip2, facerec, galgel, gcc, parser, twolf, vortex
and vpr the best static configuration is 2 MB with eight-way associativity so
there are no energy savings achievable for any cache architecture. The set-only,
set-and-way and Smart approaches consume around 1.7% more energy com-
pared to way-concatenation, because the latter does not use extra tag-bits that
other architectures require to change the cache size. For some benchmarks, like
bzip2, facerec, gcc, parser and vortex, the set-only and set-and-way approaches
do not do well compared to the way-concatenation and Smart caches. The
reason for this is that these benchmarks require a 2 MB cache with two-way
associativity which is only offered by way-concatenation and Smart cache. For
these architectures, dynamic energy is reduced by accessing fewer ways, which
is not possible in the set-only and set-and-way caches.
For others benchmarks, such as applu, eon, gap and lucas significant energy-
delay reductions can be achieved. This is due to our approach accessing fewer
sets and ways as compared to the set-only and set-and-way approaches for
lower associativity. It can also be seen that no single approach can provide
good energy-delay values for all applications.
Overall, the average level-2 cache energy-delay achieved by our approach is
0.28, which is 14% better than set-only and set-and-way approaches and 25%
better than the way-concatenation with way-shutdown approach. This clearly
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Fig. 13 Performance and energy-delay comparison of decision tree and linear regression
models when used to reconfigure the instruction cache.
demonstrates the benefits of using our architecture for cache reconfiguration.
The next section now harnesses this flexibility to dynamically reconfigure level-
2 cache to obtain further power savings.
7.2 Impact of Predictive Model
It is interesting to see how our Smart cache would behave had we chosen a
different machine learning model to guide its reconfiguration decisions. We
consider a linear regressor as an alternative model and results for different
caches are shown in Fig. 13 to 15.
7.2.1 Instruction Cache
Fig. 13 shows the performance and energy-delay of the Smart cache when using
a decision tree and linear regression model and reconfiguring the instruction
cache alone. On average the performance and energy-delay of the two models
are almost same, leading to a reduction of 59% in energy-delay compared
to the baseline. However in applications like apsi and eon, the decision tree
model’s prediction is within the chosen performance limit of 2%, whereas the
linear regression model incurs 11% and 8% for apsi and eon respectively. In
mesa the linear regression model predicts a bigger cache size of 32 KB than
the required 16 KB, which is accurately predicted by the decision tree model.
7.2.2 Data Cache
Now coming to the data cache, shown in Fig. 14, we see again that on av-
erage the performance and energy-delay of the two models are almost same.
Thus, both models offer a reduction of 66% in energy-delay compared to the
baseline. However, in applications like crafty and galgel the linear regression
model predicts the wrong cache configuration. This leads to a performance
degradation of 6% in crafty and an energy-delay of 0.40 above the decision
tree model.
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Fig. 14 Performance and energy-delay comparison of decision tree and linear regression
models when used to reconfigure the data cache.
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Fig. 15 Performance and energy-delay comparison of decision tree and linear regression
models when used to reconfigure the level-2 cache.
7.2.3 Level-2 Cache
We now consider the last level cache. Fig. 15 shows the prediction results of
dynamic reconfiguration using the decision tree and linear regression models.
Once more, on average both models have similar performance and offer a sig-
nificant energy-delay reduction of 64% compared to the baseline configuration.
In applications like apsi, facerec, galgel and parser the linear regression
model incurs 9%, 10%, 8% and 8% performance loss respectively compared
to the decision tree model which incurs less than 4% performance loss in all
the above applications. On average both the decision tree and linear regression
models perform similarly in terms of both performance and energy-delay. How-
ever, a decision tree performs better on a per-application basis and is more
simple to implement in hardware compared to the linear regression model.
Hence, our choice of a decision tree model to guide our cache reconfiguration
was justified.
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Fig. 16 Performance and energy-delay characteristic of the unified level-2 cache for SPEC
CPU 2006 after training our decision tree model on SPEC CPU 2000.
7.3 Reconfiguring SPEC CPU 2006
Although we have employed leave-one-out cross-validation to evaluate our de-
cision tree model, it is interesting to consider how our approach would perform
were we to train on one benchmark suite and reconfigure the caches for an-
other. Fig. 16 shows the results from training on SPEC CPU 2000 benchmarks
and then dynamically reconfiguring the level-2 cache for SPEC CPU 2006. We
show only a subset of the benchmarks because we could not compile several
of them in our Alpha environment.
What is immediately obvious is that our decision tree model can accurately
capture the benefits available on a different benchmark suite. The average
performance loss is only 1.2% and the average energy-delay is 0.51. This comes
from a dramatic energy-delay value of 0.13 for milc, 0.31 for namd, 0.35 for
perl and 0.32 for sjeng. The results here show that our decision tree model can
be applied across benchmark suites to achieve the benefits of dynamic cache
reconfiguration with minimal performance loss.
8 Multicore Systems
Our final evaluation considers the impact of sharing within the last level cache
and the benefits achievable by our Smart cache architecture in this scenario.
8.1 Simulation Infrastructure
Compared to all other experiments in this paper, we made some minor adjust-
ments to our infrastructure to cope with a multicore scenario.
We used a multiprogrammed version of HotLeakage, with the same updates
as in our single core experiments. Due to the large simulation times, we fast-
forwarded 20 billion instructions from each benchmark, warmed-up the caches
and branch target buffers for 500 million cycles, reset the statistics and then
ran for 1 billion cycles per application.
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Fig. 17 Performance and energy-delay characteristic of two-core workloads.
We altered the level-2 cache to a 4 MB, 8-way configuration for the two-core
workloads and a 8 MB, 16-way cache for the four-core workloads, to account
for the increased requirements of the benchmarks. To choose our workloads
we randomly selected applications from those that would run correctly in this
multiprogrammed simulator. We again used leave-one-out cross-validation to
train our Smart cache.
8.2 Two Cores
The results for two-core system are shown in Fig. 17. On average our Smart
cache offers an energy-delay reduction of 45% when compared to the base-
line and best-static configurations. For applications like crafty+lucas and lu-
cas+gap our scheme predicts bigger cache configurations (1.5 MB) than the
required 1 MB. Nevertheless, on average our Smart cache energy-delay is just
5% away from the oracle value, incurring less than 1.5% performance loss com-
pared to the baseline. There is no energy saving when running mcf+crafty,
gap+mcf and bzip2+art workloads, as these applications require the entire
cache. In these situations the Smart cache recognizes the need for a large
cache and does not attempt reconfiguration. However in lucas+gap a signifi-
cant reduction in energy-delay of 70% is achieved by our Smart cache.
8.3 Four Cores
Finally, results on a four-core system are shown in Fig. 18. Here our Smart
cache offers an energy-delay reduction of 12% on average. For workloads like
bzip2+lucas+gzip+art,mesa+mgrid+gcc+art, art+galgel+mesa+mcf and gcc+-
gzip+crafty+mgrid we achieve energy-delay reductions of 14%, 33%, 15% and
12% respectively. These results clearly show that the Smart cache can be used
in both single and multicore scenarios where caches are shared among several
different applications.
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Fig. 18 Performance and energy-delay characteristic of four-core workloads.
9 Conclusions
This paper has presented a novel configurable cache architecture and a de-
cision tree machine learning model that dynamically predicts the best cache
configuration for any application. The main goal is to reduce both dynamic
and static energy without losing performance. We have demonstrated that our
approach reduces energy-delay to 0.83 in the data cache and 0.66 in the level-2
cache with less than 2% performance degradation in comparison to the base-
line cache. Furthermore, we have demonstrated that our approach generalizes
by predicting one benchmark suite after training on another, and applying
the Smart cache to multiprogrammed scenarios where the last-level cache is
shared among several different applications.
Future work will consider cache reconfiguration on a multicore architecture,
where several threads of execution share cache resources. In addition to this,
we will investigate re-sizing the register file, branch target buffers and other
processor parameters that are major contributors to power consumption and
use compiler knowledge to ease the process of dynamic prediction.
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